## Notice of References Cited

Application/Control No.

10/022,533

Application/Control No.

Application/Control No.

Application/Control No.

Application/Control No.

Applicant(s)/Patent Under Reexamination ARAKAWA, FUMIO

Examiner

Phuong N. Hoang

Art Unit 2126 Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,154,831 A	11-2000	Thayer et al.	712/208
	В	US-5,574,928 A	11-1996	White et al.	712/23
	С	US-5,881,307 A	03-1999	Park et al.	712/23
	D	US-			
	E	US-			
	F	US-			·
	G	US-			·
	Н	US-			
	-	US-			·
	J	US-			
	К	US-			
	٦	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N			,		
	0					
	Р					
	Q					
	R					
	s					
	Т	·				

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Diefendorff,"Simultaneous Multithreading Exploits Instruction- and Thread-level Paralelism", Dec-1999, Mircroprocessor Repor Vol. 13, No.16, pages 1 - 8.					
	V	Lo et al, "Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading", ASPLOS, 200 pages 322 – 354.					
	·W	Flauthner et al, "Thread-level Parallelism and Interactive Performance of Destop Applicants", ACM. vol. 15, no. 3, August 1997 pages 1 – 10.					
	Х						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.